A synchronous finite state machine has an input x_in and an output y_out. Whenever x_in is 1, the output y_out is to assert for three cycles, regardless of the value of x_in, and then de-assert for two cycles also regardless of the value of x_in, before the machine will respond to another assertion of x_in. If x_in is 0, output should stay at 0.

(a) Draw the state diagram of the machine.
(b) Write a Verilog model of the machine.

module StateDiagram (output y_out, input x_in, clk, reset_b);

Test data will change on the falling edge of the clock and your machine should change state on the rising edge.

Your design should enter state 0 on the negative edge of the reset signal.