Write a Verilog model of the sequential circuit described in this state table and corresponding state diagram.

module FiniteStateMachine (output out_z, input in_x, in_y, clk, reset_b);

Test data will change on the falling edge of the clock and your machine should change state on the rising edge.

Your design must include an asynchronous reset.