A majority logic function is a Boolean function that is equal to 1 if the majority of the variables are equal to 1, equal to 0 otherwise.

(a) Write a truth table for a four-bit majority function.

(b) Write a Verilog user-defined primitive UDP_Majority_4 (z, a, b, c, d) for a four-bit majority function.