A silicon compiler using an applicative language for VLSI layout,
based on Luca Cardelli's work in Edinburgh University and Ayres' book.
This work was done in conjunction with
Dr.A.Butterfield
and
Dr.J.O.Jones.
The photograph above shows a test chip designed by
Dr.A.Butterfield,
mounted in its test jig.